画像は参考用です
SN74LVC125ADR
+BOMIC BUF NON-INVERT 3.6V 14SOIC
-
メーカーSTマイクロエレクトロニクス
-
メーカー品番 #SN74LVC125ADR
-
データシート SN74LVC125ADR DataSheet
-
在庫状況5094
365 日間品質保証
7*24 日間の品質保証
90-時間単位のサービス保証
1日間のアフターサービス保証
仕様
| 属性 | 値 |
| Package | Tape & Reel (TR),Cut Tape (CT) |
| Series | 74LVC |
| ProductStatus | Active |
| LogicType | Buffer, Non-Inverting |
| NumberofElements | 4 |
| NumberofBitsperElement | 1 |
| OutputType | 3-State |
| Current-OutputHighLow | 24mA, 24mA |
| Voltage-Supply | 1.65V ~ 3.6V |
| OperatingTemperature | -40°C ~ 125°C (TA) |
| MountingType | Surface Mount |
| Package/Case | 14-SOIC (0.154, 3.90mm Width) |
概要
Description
Equivalent
1. NXP 74LVC125AD,118
2. ON Semiconductor MC74LCX125DTR2G
3. STMicroelectronics 74LVC125DTR
4. Fairchild (now ON Semiconductor) 74LCX125MTCX
These products have similar functionalities and electrical characteristics, making them suitable alternatives. Always verify compatibility based on specific application requirements.
Features
1. High-Speed Operation: Supports high-speed signals, making it suitable for various digital applications.
2. Wide Voltage Range: Operates from a VCC range of 1.65V to 3.6V, providing flexibility in different system designs.
3. Low Power Consumption: Designed for low power dissipation with CMOS technology.
4. 3-State Outputs: Each output can be individually controlled to be in a high-impedance state, facilitating bus-oriented systems.
5. Input Tolerance: Inputs are 5V tolerant, allowing compatibility with both 3.3V and 5V systems.
6. Drive Capability: Can drive up to 24mA, suitable for driving heavier loads.
7. High Noise Immunity: Offers good noise margins, enhancing signal integrity.
8. Small Package: Available in small packages like SOIC, TSSOP, and VSSOP, optimizing space in compact designs.
These features make the SN74LVC125ADR ideal for buffering applications in various electronic devices.
Pinout
The pin configuration is as follows:
1. VCC (Pin 14): Supply voltage pin.
2. GND (Pin 7): Ground connection.
3. A1, A2, A3, A4 (Pins 2, 5, 10, 13): Data input pins for each buffer gate.
4. OE1, OE2, OE3, OE4 (Pins 1, 4, 9, 12): Output enable pins for each gate; active LOW.
5. Y1, Y2, Y3, Y4 (Pins 3, 6, 8, 11): Output pins corresponding to each input A1-A4.
The SN74LVC125ADR operates within a voltage range of 1.65V to 3.6V and supports 3-state output control, allowing for easy interfacing with various logic levels.